Siemens IT Solutions and Services PSE Achieves First time Silicon Success Using Analog Office Design Suite


Design Challenge at Siemens

Siemens IT Solutions and Services PSE was faced with the challenge of designing several ultra-low-power, high-frequency receiver front-ends at 2.4 GHz, and 5.8 GHz for an embedded radio application. The team, which had previously used AWR’s Microwave Office® design suite, and Visual System Simulator™ product, needed a similar and efficient design approach for its RFIC work.

The requirements were extremely exacting: to deploy an intuitive, easy-to-use, RF-centric design environment that would support critical RF blocks with little digital content. It was important to provide tight integration with the system simulation and electromagnetic (EM) tools, as well as robust frequency- and time-domain solvers, including productive layout and extraction capabilities. An open system was essential in order to integrate in-house physical verification tools. The software had to be capable of designing an RF chain from the antenna to the baseband, and from the system-level design down to layout in a single environment.

The preference was to use a PC-based design platform that would enable designers to easily interchange design files and use a flexible work schedule to support the existing RF system-centric workflow. In addition to design capabilities, it was necessary for the software to support silicon RF and silicon germanium (SiGe) foundry kits and to provide porting of foundry PDKs into the Analog Office environment.

AWR Solution

The AWR Analog Office RFIC design environment was a perfect fit for what the Siemens team was looking for in an EDA tool suite. The first step was to port the existing foundry PDK into the AWR environment. The AWR support team worked jointly with the Siemens team to create and validate the electrical kit through automated wizards generating the symbols, schematics, and process models for the Analog Office tool.

The parameterized cells (PCells) were later derived by the Siemens team by interfacing the legacy, foundry-provided PCell generator, thus ensuring correct-by-design PCell compatibility.

The Analog Office software enabled the Siemens team to quickly complete their circuit simulations, both transient-domain using HSPICE® and frequency-domain using AWR simulators. The tuning features enabled faster design of the critical circuit blocks, and different optimization algorithms were used in the Analog Office software to derive optimum performance with lowest noise.

The unique AWR Unified Data Model™, which supports electrical and physical co-design in one environment, enabled the Siemens team to interactively create the layout for the corresponding circuit. The unified data model enabled the Siemens team to perform RCLK parasitic extraction and simulation on a subset of the layout and routed blocks without having to wait for complete physical implementation.

The system- and circuit-driven design methodology provided an accurate representation of the layout and assured RF convergence, as the schematic and layout represented the same data and parasitic models. The final chip was validated for tape-out using the foundry-specified legacy sign-off tool, and experimentally using a Siemens internally-developed proprietary verification engine that was interfaced by the Siemens team to Analog Office through AWR’s open design environment.

Because Analog Office software provides the same intuitive environment as the Microwave Office design style, the Siemens designers were productive from the start, cutting weeks of ramp-up time out of the overall design flow. Once the PDK porting efforts were finished, the AWR RFIC design flow in the Analog Office design suite enabled the Siemens team to tape out ahead of schedule, observe close correlation between measured and simulation results, and achieve first-time silicon success for the multiple chip design project.